当前位置：
首页 资源下载
搜索资源 - floating point multiplier
搜索资源列表
-
0下载：
符合IEEE754标准的32位浮点流水线乘法器 采用移位相加算法，-32-bit floating point pipeline multiplier on IEEE754 standard
-
-
0下载：
High performance 32-bit/40-bit floating-point processor
Code compatibility—at assembly level, uses the same
instruction set as other SHARC DSPs
Single-instruction multiple-data (SIMD) computational architecture—
two 32-bit IEEE floating-point
-
-
0下载：
floating point multiplier unit developed in vhdl
-
-
0下载：
Implementation of 32-bits Floating Point Multiplier, based on IEEE 754 Standard
-
-
0下载：
基于FPGA的单精度浮点数乘法器设计，本文设计了一个基于FPGA的单精度浮点数乘法器。乘法器为五级流水线结构。设计中采用了改进的带偏移量的冗余Booth3算法和跳跃式Wallace树型结构，减少了部分积的数目，缩短了部分积累加的耗时；提出了对尾数定点乘法运算中Wallace树产生的2个伪和采用部分相加的处理方式，有效地提高了的运算速度；并且加入了对特殊值的处理模块，完善了乘法器的功能。单精度浮点数乘法器在Altera DE2开发板上进行了验证，其在Cyclone II EP2C35F672C6器
-
-
0下载：
单精度浮点数乘法器，用组合逻辑资源实现，-Single-precision floating-point multiplier, using a combination of logic resources
-
-
0下载：
How to design IEEE floating point multiplier in FPGA.
-
-
1下载：
Verilog语言编写的单精度浮点数乘法器-The Verilog language of single precision floating point multiplier
-
-
0下载：
浮点数 乘法器带绝对值运算 verilog语言编写 可直接调用-Floating-point multiplier verilog language with absolute operation can be called directly
-
-
0下载：
An FPGA Based High Speed IEEE-754 Double Precision Floating Point Multiplier
-
-
0下载：
AN FPGA BASED HIGH SPEED IEEE-754 DOUBLE PRECISION FLOATING POINT MULTIPLIER
-
-
0下载：
Floating Point FP multiplication is widely used in large set of scientific and signal processing computation. Multiplication is one of the common arithmetic operations in these computations. A high speed floating point double
-
-
1下载：
《基于FPGA的单精度浮点数乘法器设计》详细介绍了按照IEEE754标准在FPGA上实现单精度浮点加减乘除的方法(The design of single precision floating point multiplier based on FPGA introduces in detail the way of realizing single precision floating point addition, subtraction and multiplication and div
-
-
4下载：
verilog 语言写的FPGA内部实现硬件浮点乘法器的源码，两个时钟周期完成一次浮点乘法运算(The FPGA language written in Verilog implements the source of the hardware floating point multiplier, and completes the floating point multiplication operation in two clock cycles.)
-
